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1571 ABSTRACT 
A line driver including a pair of complementary transis- 
tors having their conduction paths serially connected 
between an operating and a reference potential and 
their bases connected through a first switch to a signal 
input terminal. A second switch is connected between 
the common base connection and the common connec- 
tion of the conduction paths. With the second switch 
open and the first closed, an output voltage, responsive 
to the input signal, corresponding to first or second 
binary values is obtained. When the second switch is 
closed and the first opened, the transistor pair is turned 
off, disconnecting the line driver from its load, thereby 
providing tri-state logic operation. 
7 Claims, 1 Drawing Figure 
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(CMOS) transmission gate 20. Connected between 
node 98 and terminal 22 is the conduction path of 
CMOS transmission gate 24. Each. transmission gate 
This invention described herein was made in the includes an NMOS and a PMOS transistor. Thc gates of 
performance of work under NASA Contract NAS 5 Pane NMOS transistor of transmission gate 24 and the 
3-29072, and is subject to the provisions of section 305 PMOS transistor of transmission gate 20 are connected 
of the National Aeronautics and Space Act of 1958, to control signal hput terminal 26 while the gate elec- 
(72 Stat. 435; 42 USC 2457). trodes of the remaining transistors of the transmission 
A tri-state logic circuit is one that can assume one of gates are connected to control signal input Eerminal28. 
three states. HI can produce at an output terminal volt- 10 The control signals applied to terminal 26 are the logi- 
ages corresponding to first and second binary values or cal complement of those applied to terminal 28. 
it can cause the output terminal electrically to "float". Output terminal 114 is coupled by transmission Bine 32 
Such circuits are useful, for exrnq.de, in digital applica- to input node 34 of utilization circuit 36. The anode of 
tions where it is desired to connect outpuls of a number line terminating diode 38 is connected to terminal 34 
of logic circuits to a common data bus. One such use is 15 wh2e its cathode is connected to terminal 35 to which 
in memory systems where the infonnation contained in the operating voltage +V is applied. The cathode of 
a number of storage cells is gated through a line driver line terminating diode 48 is connected to terminal 34 
to a common data bus to obtain readout of stored data. while its anode is connected to the reference potential. 
The general system rule in such memory circuits is that The line driver portion B B of the circuit of the FIGURE 
only one driver per bus is permitted to be turned on at 20 is shown within the dashed lines. 
any one time. The receivers associated with this bus Transmission gates 20 and 24 each provide a very 
may be on at all times, receiving the logic level of high ccpnduction path impedance when open and a 
whichever tni-state driver is transmitting at that particu- relatively low i.mpedance when closed. Each gate is 
Par time. closed by applying a relatively positive voltage to its 
Tri-state operation may be achieved by connecting 25 NMOS transistor gate electrode and a zero or negative 
the output of a line driver to the data bus through a voltage to the gate electrode of its PMOS transistor. 
metal-oxide-semiconductor (MOS) transmission gate Opposite polarity voltage levels open the gate. It can be 
and strobing the transmission gate to read data into the seen by reference to the FIGURE that when control 
data bus. When the transmission gate is turned off, the signals are applied tending to close gate 24 the same 
isolated or floating condition is achieved. A high de- 30 signals cause gate 20 to be open. 'Thus, when one of the 
gree of isolation exists at this time between the line transmission gates is open the other is closed. They are 
driver and the data bus. When turned on, the transmis- never both open or closed at the same time. 
sion gate pcnnits the associated driver to be in either its Line driver 1 P may represent one of a plurality of 
first or second state, that is, it may be supplying current drivers connected to transmission line 32. This trans- 
to or it may be sinking current from the bus. Both states 35 mission line may be a twisted wire pair, coaxial cable 
are possible because ofthe bilateral nature ofthe trans- or, if the length is relatively short, ordinary single wire. 
mission gate's conduction path. Assunie initially that transmission gate 24 is closed and 
While the above described technique is suitable for 20 is open. An input logic signal applied to terminal 22 
many applications, there can be problems if the current is coupled to the bases of transistors 10 and 16. If this 
levels associated with the line driver circuit are rela- 40 signal is relatively positive with respect to the reference 
lively high. As such currents must be carried by the potential, transistor 118 conducts. The voltage present 
transmission gates, they must be relatively large. In at outpiit node 14 is made positive upon conduction of 
some cases they may have to be so Iarge that they can- transistor PO and imparts a positive voltage level to the 
not readily be fabricated, for example, in integrated transmission h e .  Current is behg supplied to the 
circuit form. 45 transmission line at this time. 
In circuits embodying the present invention, switch- If the input logic signal is less in value than the volt- 
ing means such as transmission gates are employed to age at node 14, transistor switches off and transistor 16 
switch the circuit between conditions in which it can conducts. The conduction of transistor 16 will draw 
assume the desired states, but they do not carry the current from the line and tend to drive the potential at 
driver output current. In a preferred form ofthe circuit 50 node 14 towards the reference potential. Thus, when 
in which the driver includes the serially connected line driver 11 is primed by the closing of transmission 
conduction paths of two transistors, one switch is con- gate 24 and the opening of transmission gate 28, the 
nected between a node at the common connection of output voltage at this stage represents one of tv:o logic 
the control electrodes and the driver output terminal states. 
and another, which is operated in conrplementary €ash- 5.5 When i t  is desired to realize the third output state of 
ion to the first, is connected between the signal input the line driver, that is, the condition when terminal 14, 
terminal and the node. if disconnected from the transmission line 32, would 
In the drawing, the sole FIGURE shows a preferred electiically float, transmission gate 20 is closed and at 
embodiment of the invention. the same time gate 24 is open. The closing of transmis- 
In the FIGURE, the collector of NPN transistor P is 60 sion gate 20 effectively connects together the base and 
connected to terminal 12 to which an operating voltage emitter electrodes of each of biopolar transistor, 
+V is applied while its emitter is connected to output thereby turning them off. In the absence of line 32, this 
node 14. The emitter of PNP transistor 16 is connected would disconnect terminal B4 from both ground and 
to node I4 while its collector is connected to a refer- +V (in practice, the line 32 may be at one of these or 
ence potential, herein ground. The bases of these two 65 some other level via some other circuit). The opening 
transistors are interconnected at node 18. Connected of transmission gate 24 disconnects input terminal 22 
between node 18 and terminal 14 is the conduction from output terminal 14 and thus insures that none of 
path of complementary metal-oxide-semiconductor the logic signals p~ esent at input terminal 22 are fed 
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through to terminal 14. It should be noted that at no 
time does the full load current flowing through line 32 
flow through gates 20 or 24, thereby avoiding the short- 
coming of the prior art circuit discussed in the intro- 
ductory portion of this application. 
Diodes 38 and 40 which are located at the receiver What is claimed is: 
end of the transmission line serve as a termination for 1. An amplifying circuit comprising, in combination: 
this line. Assume initially that transmission line 32 is first and second amplifiers, each amplifier having an 
coupled to the reference potential through transistor input and an output terminal and a relatively high 
16. Further assume that the input impedance of the io input impedance, said first and second amplifier 
utilization circuit 36 is very large compared to the input terminals interconnected and coupled to a 
characteristic impedance of the line 32, as for example, circuit input terminal to which an input signal may 
in the case when this impedance comprises the input be applied and said first and second amplifier out- 
impedance of an MOS transistor. Circuit 36 may repre- put terminals interconnected and connected to a 
sent a data receiver. For this condition, both diodes are 15 circuit output terminal; 
off. A positive voltage applied to input terminal 22 first switching means having an impedance when in 
turns transistor 16 off and transistor 10 on. This cou- its open state very much greater than said relatively 
pled the transmission line to a voltage at or near the high input impedance and when in its closed state 
opening voltage +V. This voltage propagates the length very much less than said relatively high input im- 
of the transmission line and when it reaches the utiliza- 20 pedance, said first switching means connected be- 
tion circuit 36, it is reflected. Because of the high input tween the interconnected amplitier input terminals 
impedance of circuit 36, which is essentially an open and said circuit output terminal; 
circuit, the reflection coefficient is close to unity. second switching means connected between said 
Therefore, a voltage having a value close to 2V, repre- circuit input terminal and the interconnected am- 
senting the sum of the incident and reflected volages 25 plifier input terminals; 
appears at node 34. This voltage turns on diode 38 means for concurrently closing said first switching 
which, in turn, clamps node 34 to the +V voltage level. means and opening said second switching means 
This clamping action tends to remove most of the re- and vice-versa; 
flections from the signals on line 32. Once the reflec- a transmission line connected at one end to said cir- 
tions have died down, diode 38 turns off. Therefore, for 30 cuit output terminal; 
steady state conditions no current is drawn by this load means connected to the other end of said line, 
termination. said load means causing a reflected wave to propa- 
In a similar manner, a negative going voltage wave gate through said line towards said circuit output 
propagated down the line would be reflected and have terminal in response to said output signal when its 
a value below the reference potential level. This turns 35 input impedance does not equal the characteristic 
on diode 40 thereby clamping the voltage to the refer- impedance of said line; and 
ence potential level, thus removing most of the nega- means responsive to the instantaneous sum of said 
tive going reflections. As was the case for diode 38, output signal and said reflected wave for coupling 
once reflections have died down, diode 40 turns off, said line to a point at a first potential whenever said 
drawing no steady-state current. sum is greater than a first predetermined value and 
In actual circuit operation, use of the above de- to a second potential whenever said sum is less than 
scribed diode termination resulted in generation of a a second predetermined value. 
reflected voltage of approximately 2 volts with a system 2. The combination as set forth in claim 1 wherein 
operating voltage of 10 volts. Because there was SUE- said means responsive to the instantaneous sum com- 
cient noise immunity associated with the remaining 45 prises first and second diodes, said first diode con- 
circuit elements, these reflections did not interfere with nected between said transmission line and said point at 
normal system operation. Some possible reasons for the a first potential and said second diode connected be- 
non-ideal clamping action of the terminating circuit tween said transmission line and said point at a second 
include the non-zero turn on time of the diodes, there potential. 
finite impedance when on and the diode forward volt- 50 3. The combination as set fortr4 in claim 1 wherein 
age drop. said means responsive to the instantaneous sum is con- 
The above described method of terminating a trans- nected to said transmission line at its said other end. 
mission line results in zero standby power being con- 4. The combination as set forth in claim 2 wherein 
sumed by the termination once transient conditions on said first and second amplifiers comprise bipolar tran- 
the line died down. Such would not be the case if these 55 sistors of first and second conductivity types, each 
diodes were replaced by, for example, resistances. having a base, an emitter and a collector electrode, said 
While the diodes do not necessarily provide the ideal input and output terminal of each amplifier comprising 
value of impedance for a line termination, a substantial the respective base and emitter electrodes of each tran- 
reduction in power consumption may be realized espe- sistor. 
cially if a large number of these circuits are utilized. 60 5. In a tri-state logic circuit comprising, in combina- 
and 16 may be replaced with complementary MOS 
devices. Diodes 38 and 40 may be replaced with other 
terminating means such as resistances. In that case, the 
advantage of no steady state power being drawn by the 
5 terminating elements would be lost. 
40 
Such savings in power consumption may outweigh the 
disadvantages associated with terminating a transmis- 
sion line in other than its characteristic impedance. 
In the circuit of the FIGURE the transmission gates 
have been realized with CMOS devices. The invention 
is not restricted to this particular switching element. 
For example, the gates 20 and 24 may each be replaced 
by a single MOS transistor. In addition transistors 10 
tion: 
first and second transistors of complementary con- 
ductivity types, each of said ftrst and second tran- 
sistors having respective first and second elec- 
trodes with a controlled conduction path therebe- 
tween and a respective control electrode, the con- 
duction of the controlled conduction path of each 
of the first and second transistors being controlled 
65 
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responsive to the potential applied between its first 
and control electrodes; 
second switch means operative concurrently with 
said first switch means for connecting said node to 
said output terminal, thereby turning both transis- 
tors off, when said first switch means disconnects 
said circuit input terminal from said node and for 
disconnecting said node from said output terminal 
when said first switch means connects said circuit 
input terminal to said node. 
as set forth in claim 5, said first 
and second switch comprising first and second 
metal oxide semiconductor transmission gates and 
means for operating them in complementary fashion. 
7. ln the combination as set forth in claim 5, said 
transistors comprising bipolar transistors of opposite 
15 conductivity type, each transistor having base, emitter 
and collector electrodes corresponding to said control 
and said first and second electrodes, respectively. 
a circuit input terminal; 
means connecting said first and second transistors in 
complementary potential follower configuration 5 
including 
a node connected to both control electrodes, 
a circuit output terminal to which the first electrodes 
of said first and said second transistors are each 
connected, and 
first and second power SUPPh' terminals, for receiving 
an Operating potential therebetween, to which the 
~WXXKI electrodes of said first and said second 
transistors are respectively connected; 
first switch means for connecting and disconnecting 
said dircuit input terminal to and from said node; 
and 
6. In the 
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